74AUP2G08DC-Q100

Low-power dual 2-input AND gate

Automotive qualified

The 74AUP2G08 is a dual 2-input AND gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire V_CC range from 0.8 V to 3.6 V.

This device is fully specified for partial power down applications using I_OFF. The I_OFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

Automotive product qualification in accordance with AEC-Q100 (Grade 1)
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
CMOS low power dissipation
Low static power consumption; I_CC = 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD78 Class II
Overvoltage tolerant inputs to 3.6 V
Low noise overshoot and undershoot < 10 % of V_CC
I_OFF circuitry provides partial Power-down mode operation
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
Complies with JEDEC standards:
- JESD8-12 (0.8 V to 1.3 V)
- JESD8-11 (0.9 V to 1.65 V)
- JESD8-7 (1.2 V to 1.95 V)
- JESD8-5 (1.8 V to 2.7 V)
- JESD8-B (2.7 V to 3.6 V)
ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

參數(shù)類型

型號	V_CC (V)	Logic switching levels	Output drive capability (mA)	t_pd (ns)	f_max (MHz)	Nr of bits	Power dissipation considerations	T_amb (°C)	Package name
74AUP2G08DC-Q100	0.8?-?3.6	CMOS	± 1.9	8.2	70	2	ultra low	-40~125	VSSOP8

封裝

型號	可訂購的器件編號，（訂購碼(12NC)）	狀態(tài)	標(biāo)示	封裝	外形圖	回流焊/波峰焊	包裝
74AUP2G08DC-Q100	74AUP2G08DC-Q100H (935691577125)	Active	p08	VSSOP8 (SOT765-1)	SOT765-1		SOT765-1_125

環(huán)境信息

型號	可訂購的器件編號	化學(xué)成分	RoHS	RHF指示符
74AUP2G08DC-Q100	74AUP2G08DC-Q100H	74AUP2G08DC-Q100

品質(zhì)及可靠性免責(zé)聲明

Series

文檔 (10)

文件名稱	標(biāo)題	類型	日期
74AUP2G08_Q100	Low-power dual 2-input AND gate	Data sheet	2023-10-16
AN11052	Pin FMEA for AUP family	Application note	2019-01-09
Nexperia_document_guide_MiniLogic_PicoGate_201901	PicoGate leaded logic portfolio guide	Brochure	2019-01-07
SOT765-1	3D model for products with SOT765-1 package	Design support	2020-01-22
aup2g08	aup2g08 IBIS model	IBIS model	2013-04-07
Nexperia_package_poster	Nexperia package poster	Leaflet	2020-05-15
VSSOP8_SOT765-1_mk	plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body	Marcom graphics	2017-01-28
SOT765-1	plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body	Package information	2022-06-03
SOT765-1_125	VSSOP8; Reel pack for SMD, 7''; Q3/T4 product orientation	Packing information	2020-04-21
74AUP2G08DC-Q100_Nexperia_Product_Reliability	74AUP2G08DC-Q100 Nexperia Product Reliability	Quality document	2024-06-16

支持

如果您需要設(shè)計/技術(shù)支持，請告知我們并填寫應(yīng)答表我們會盡快回復(fù)您。

模型

文件名稱	標(biāo)題	類型	日期
aup2g08	aup2g08 IBIS model	IBIS model	2013-04-07
SOT765-1	3D model for products with SOT765-1 package	Design support	2020-01-22

訂購、定價與供貨

型號	Orderable part number	Ordering code (12NC)	狀態(tài)	包裝	Packing Quantity	在線購買
74AUP2G08DC-Q100	74AUP2G08DC-Q100H	935691577125	Active	SOT765-1_125	3,000	訂單產(chǎn)品

樣品

作為 Nexperia 的客戶，您可以通過我們的銷售機構(gòu)訂購樣品。

如果您沒有 Nexperia 的直接賬戶，我們的全球和地區(qū)分銷商網(wǎng)絡(luò)可為您提供 Nexperia 樣品支持。查看官方經(jīng)銷商列表。

How does it work?

The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.

交互式數(shù)據(jù)手冊