亚洲成人免费一区二区三区-国产午夜精品美女视频-国产熟女一区二区免费视频-日韩人妻精品久久免费

雙極性晶體管

二極管

ESD保護(hù)、TVS、濾波和信號(hào)調(diào)節(jié)ESD保護(hù)

MOSFET

氮化鎵場(chǎng)效應(yīng)晶體管(GaN FET)

絕緣柵雙極晶體管(IGBTs)

模擬和邏輯IC

汽車應(yīng)用認(rèn)證產(chǎn)品(AEC-Q100/Q101)

74LVC573ABX

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

The 74LVC573A is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

此產(chǎn)品已停產(chǎn)

Features and benefits

  • Wide supply voltage range from 1.2 to 3.6 V

  • Overvoltage tolerant inputs to 5.5 V

  • CMOS low power consumption

  • Direct interface with TTL levels

  • IOFF circuitry provides partial Power-down mode operation

  • High-impedance when VCC = 0 V

  • Flow-through pinout architecture

  • Complies with JEDEC standard:

    • JESD8-7A (1.65 V to 1.95 V)

    • JESD8-5A (2.3 V to 2.7 V)

    • JESD8-C/JESD36 (2.7 V to 3.6 V)

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

參數(shù)類型

型號(hào) Package name
74LVC573ABX DHXQFN20

封裝

下表中的所有產(chǎn)品型號(hào)均已停產(chǎn) 。

型號(hào) 可訂購(gòu)的器件編號(hào),(訂購(gòu)碼(12NC)) 狀態(tài) 標(biāo)示 封裝 外形圖 回流焊/波峰焊 包裝
74LVC573ABX 74LVC573ABXX
(935300601115)
Obsolete LVC573A Standard procedure Standard procedure no package information

環(huán)境信息

下表中的所有產(chǎn)品型號(hào)均已停產(chǎn) 。

型號(hào) 可訂購(gòu)的器件編號(hào) 化學(xué)成分 RoHS RHF指示符
74LVC573ABX 74LVC573ABXX 74LVC573ABX rohs rhf rhf
品質(zhì)及可靠性免責(zé)聲明

文檔 (3)

文件名稱 標(biāo)題 類型 日期
74LVC573A Octal D-type transparent latch with?5?V?tolerant?inputs?/?outputs; 3?-?state Data sheet 2023-09-07
lvc573a lvc573a IBIS model IBIS model 2013-04-09
lvc lvc Spice model SPICE model 2013-05-07

支持

如果您需要設(shè)計(jì)/技術(shù)支持,請(qǐng)告知我們并填寫 應(yīng)答表 我們會(huì)盡快回復(fù)您。

模型

文件名稱 標(biāo)題 類型 日期
lvc573a lvc573a IBIS model IBIS model 2013-04-09
lvc lvc Spice model SPICE model 2013-05-07

How does it work?

The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.

神木县| 滁州市| 揭西县| 大田县| 镇雄县| 昆明市| 绵竹市| 兴国县| 长海县| 云龙县| 华坪县| 荆门市| 洛川县| 临颍县| 鄄城县| 宁化县| 竹北市| 百色市| 高邮市| 秦安县| 井冈山市| 陈巴尔虎旗| 时尚| 仁寿县| 金溪县| 康乐县| 济南市| 留坝县| 凤台县| 达州市| 和林格尔县| 黄平县| 南通市| 古蔺县| 定兴县| 垦利县| 云南省| 育儿| 平度市| 高陵县| 顺平县|